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Abstract
The 13 500 channels of the NA48 liquid-krypton electromagnetic calorimeter read-
out electronics were put into operation in 1997. The digitizer electronics employs a
new gain switching technique that expands the dynamic range of a standard 10-bit
ADC to 14 bits at 40 MHz sampling rate employing a custom-developed integrated
circuit (KRYPTON). The KRYPTON has been fabricated in 1.2 „m BiCMOS tech-
nology and was successfully developed together with industry on a short timescale.
The performance and the experience from the flrst year of the operation of the
liquid-krypton calorimeter electronics will also be brie°y discussed.
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1 Introduction
The NA48 liquid-krypton calorimeter [1], [2] uses the initial current readout method
to obtain an energy resolution of 3.5%
p
E and a constant term of 0.5% together with
an excellent position and time resolution. This level of performance puts very stringent
demands on the electronics including a 40 MHz ADC with a dynamic range of 14 bits.
In order to have short connections and fast response, the charge preampliflers are placed
inside the calorimeter. The output signals of the preampliflers are transmitted to low-
noise transceivers, located close to the feed-throughs outside the calorimeter. The signals
from the transceivers are sent to the shaper and ADC digitizers in the electronics racks
10 metres away. Figure 1 shows a block diagram of the readout chain with the relevant
signal waveforms. A more detailed description of the front-end electronics is found in
Ref. [3].
Figure 1: Signals at various parts of the LKr electronics.
1.1 Digitizer electronics
The shaper fllters the transceiver signal to an approximately Gaussian-shaped signal
with 72 ns FWHM. As seen from Fig. 1, there is a 3% negative undershoot which lasts
for a time equal to the drift time of the electrons across the calorimeter cell. The whole
waveform is digitized and stored temporarily in a digital memory. Su–cient information
is contained in a few samples around the peak of the signal and up to 16 samples are read
out from the digitizer memory and used in the analysis. Up to 255 samples can be read
in a special mode. The digitizer electronics consists of a shaper, ADC, interface circuits,
and memory. The name chosen for the NA48 liquid-krypton calorimeter digitizer is the
Calorimeter Pipeline Digitizer (CPD).
At the time of the design in 1994, only a few low-cost 10-bit ADCs at 40-Msample/s
were commercially available, although since then, 12-bit ADCs have become available [4].
Therefore, we have implemented a method of dynamic range expansion (dynamic gain
switching) which expands the dynamic range of an ADC with four bits in four gain
ranges, while maintaining the resolution of the ADC [5]. For this purpose the NA48
experiment has developed a fully customized mixed analog/digital BiCMOS ASIC, which
is named KRYPTON. In addition to gain switching, the KRYPTON does analog flltering
and trigger signal processing. The high rate (1 MHz) of incident particles requires a
digital readout without deadtime. This is implemented as a digital pipeline with a storage
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length of 200 „s and an 8k-word readout bufier memory per channel. A digital gate array
called MIGA is an essential part of this. It provides intermediate storage and handles the
interface between the ADC, the static RAM of 16k £ 24 bits, and the readout bus.
2 Analog signal processing
The signal from the transceiver is flrst difierentiated with a time constant of 20 ns
by a passive network before it is fed to the input amplifler of the KRYPTON. In this way
low-frequency pickup noise from the front-end electronics on the calorimeter and the cable
is rejected. In addition, the requirements on dynamic range on the KRYPTON and also
the difierential non-linearity are reduced by almost a factor 2. The input amplifler consists
of one line receiver with three op-amps in a classic instrumentation amplifler conflguration
[6]. The ampliflers can be enabled and disabled via a serial control interface. The common
mode rejection of the line receiver is better than 40 dB up to a frequency of 20 MHz.
The output signal of the line receiver is fed to both the Bessel fllter and the three
discriminators for the gain switching logic. This is shown in Fig. 2 for a typical detector
signal. It has a risetime of 25 ns and width (FWHM = 40 ns) for a typical detector signal.
The Bessel fllter implemented combines the requirements of low noise with a very good
timing resolution at high rates. The design is based on the results from several prototype
tests in an electron beam. A fast shaping which results in a signal with a FWHM of 72 ns
was flnally implemented, see Fig. 2. This was optimized with Pspice simulations to have
the symmetrical transient response using 1% standard components. The fllter consists of
three Sallen-Key stages with nine poles. The {3 dB bandwidth of the fllter is 8.5 MHz.
Since the sampling frequency of the ADC is 40 MHz, the Nyquist criterion is fulfllled
with a margin of 2.5. This oversampling is beneflcial in two ways: flrstly, it improves the
resolution of the ADC because of the increased statistics and secondly it permits error
recovery in case of lost or mismeasured samples. Digital signal processing is applied in
the ofi-line processing for this reason [7].
Figure 2: Digital gain bits, signal at the Bessel fllter input, and analog input at the ADC
for a step input signal.
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The gain switching stage uses a passive attenuation network to set four gain ranges.
Four channels of identical ampliflers with a total gain of 16 are designed with two cascaded
gains of four ampliflers. This method minimizes bandwidth and delay spread between the
four gain ranges. The gain ratios have been chosen to match the desired calorimeter
resolution. The decision of which gain range to use is made by three discriminators with
difierent thresholds. The Bessel fllter provides a delay time of at least 60 ns, see Fig. 2, so
that there is su–cient time for the discriminators and logic circuits to settle. The decoded
state of the three discriminators called gain bit H and gain bit L is recorded together with
the ADC bits at each clock cycle. A chosen gain setting is kept for six to eight samples. The
number of samples is programmable. In this way all the samples of a pulse are measured
using the same amplifler chain and the calibration is simplifled. During calibration of the
detector, it is possible to force the gain settings with the help of the serial control circuit.
2.1 Block diagram of KRYPTON
Figure 3 shows the block diagram of the KRYPTON ASIC. The complexity of the
KRYPTON circuit can be illustrated by the number of components it contains: 21 high
frequency op-amps, 6 fast comparators, 3 monostables, one fast multiplexor and vari-
ous ECL, CMOS logic circuits. Additional functions integrated on the chip are a pro-
grammable trigger circuit for the NA48 neutral trigger and serial control circuits. Also
shown are some of the external components needed: the input difierentiating network, the
Bessel fllter components, and external npn transistors.
Figure 3: Block diagram of the KRYPTON ASIC with external components.
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2.2 Design and development
The design of the KRYPTON ASIC was done in collaboration with CISS [8] and
AMS [9]. The KRYPTON is based on a discrete component prototype. It was designed
in six weeks. The KRYPTON is implemented in a 1.2 „m BiCMOS process from AMS
[8] with npn transistors with a ft = 8 GHz. The same op-amp is used with minor varia-
tions in 21 difierent blocks throughout the ASIC. As the performance of the KRYPTON
is entirely determined by this circuit, it is described in more detail. The amplifler is a
classical difierential amplifler with an emitter follower output stage, see Fig. 4. Bipolar
Figure 4: Block diagram, layout and schematic of the op-amp.
npn transistors Q1, Q2, and Q3 are used as active elements owing to their better per-
formance in noise and speed. However, PMOS transistors are used in the current mirror
because of the lack of suitable pnp transistors in the process used. The size of a bipolar
transistor is a few per cent of that of CMOS transistors for the same current. The main
difierence between the 21 ampliflers is in the pull-down current (1 to 3 mA) in MNA3
and the compensation capacitor C (1 to 3 pF). The DC gain of the op-amps for the
ampliflers used in the Bessel fllter is 1.33 with output swing out from 1 to 3.5 V for
an integral linearity better than 0.02% of full scale. The open-loop gain is 56 dB with
{3 dB at 1 MHz. At a closed loop gain of 1.33 the bandwidth is 430 MHz. The input noise




The layout of the complete chip is shown in Fig. 5. The digital circuits are located in
the upper part of the diagram. As seen in the diagram, a careful separation of the analog
and digital circuits is implemented. The flrst prototypes were delivered after 10 weeks.
With the exception of a logic inversion for the gain multiplexing, the chip was working
correctly. The detailed measurements on the flrst prototypes resulted in a number of
improvements: difierential PECL logic levels for the logic gain bits instead of CMOS
levels for reduced crosstalk; improved compensation of the op-amp to reduce the risk of
parasitic oscillations; and improvements of the monostable in the threshold comparators.
The total development time of the KRYPTON was one year with one iteration.
Figure 5: Layout of the KRYPTON ASIC. The size is 2.4 £ 3.4 mm.
2.3 Measurements on the KRYPTON
The production test of the KRYPTON ASIC was made with a test board which
simulated the actual shaper application. This test was made at the AMS test laboratories
using automatic test equipment and large statistics. An example of the results is shown
in Tables 1, 2, and 3. Two resistors determine the gain of the Bessel fllter stages. Table 1
shows that the ratio matching of two resistors is 0.17% in this process. The gain of the
input amplifler is determined by seven resistors and the total spread is 0.42%.
Table 1
Measured DC gain of KRYPTON
Function DC gain
Input difierential amplifler 1.662 § 0.42%
Bessel fllter ampliflers 1.331 § 0.17%
Switching amplifler gain 0 15.53 § 0.71%
Switching amplifler gain 1 5.381 § 0.82%
Switching amplifler gain 2 2.202 § 1.0%
Switching amplifler gain 3 0.88 § 1.8%
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Table 2
Measurements of the propagation delay of amplifler blocks
Function Delay
Input difierential amplifler 3.85 § 0.10 ns
Bessel fllter 66.52 § 0.25 ns
Krypton positive output 82.04 § 0.29 ns
Krypton negative output 82.72 § 0.27 ns
Table 3
Measurements of the comparators
Comparator DC threshold DC hysteresis
1 9.88 § 1.34 mV 0.18 § 1.12 mV
2 191.9 § 1.3 mV 1.28 § 1.32 mV
3 789.2 § 1.4 mV 0.61 § 0.89 mV
The delay spread of the channels caused by the KRYPTON is about 300 ps as seen
in Table 2.
The precision of the comparators is about 1 mV as shown in Table 3.
3 Implementation and performance
The printed circuit board of the CPD analog subcard is shown in Fig. 6. It contains
Figure 6: CPDAS analog subcard.
two channels, one on each side of the board. The main problem encountered was the coher-
ent noise, which occurred due to crosstalk from fast digital signals. Careful design of the
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printed circuit board and extensive testing solved this problem and the mass production
of the 13 500 digitizer channels was started during 1996. The reliability of the system has
been excellent during the flrst year of operation in 1997. The overall non-coherent noise
achieved is 10 MeV/channel and the coherent noise is on average 0.54 MeV/channel. The
time resolution is better than 100 ps for the electronics chain alone.
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